



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/612,925	07/07/2003	Takahiro Kawano	239801US2	6929
22850	7590	06/02/2008	EXAMINER	
OBLON, SPIVAK, MCCLELLAND MAIER & NEUSTADT, P.C.			NADAV, ORI	
1940 DUKE STREET				
ALEXANDRIA, VA 22314			ART UNIT	PAPER NUMBER
			2811	
			NOTIFICATION DATE	DELIVERY MODE
			06/02/2008	ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

patentdocket@oblon.com
oblonpat@oblon.com
jgardner@oblon.com

Office Action Summary	Application No.	Applicant(s)	
	10/612,925	KAWANO ET AL.	
	Examiner	Art Unit	
	Ori Nadav	2811	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1) Responsive to communication(s) filed on 11 April 2008.

2a) This action is **FINAL**. 2b) This action is non-final.

3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4) Claim(s) 1,2,4,5,45-47 and 52-71 is/are pending in the application.

4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5) Claim(s) _____ is/are allowed.

6) Claim(s) 1,2,4,5,45-47 and 52-71 is/are rejected.

7) Claim(s) _____ is/are objected to.

8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9) The specification is objected to by the Examiner.

10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.

Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a) All b) Some * c) None of:

1. Certified copies of the priority documents have been received.
2. Certified copies of the priority documents have been received in Application No. _____.
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) <input type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413)
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date. _____ .
3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)	5) <input type="checkbox"/> Notice of Informal Patent Application
Paper No(s)/Mail Date _____ .	6) <input type="checkbox"/> Other: _____ .

DETAILED ACTION

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 1-2, 4-5, 45-47 and 52-71 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. The claimed limitations of a connecting plate connected to the main electrodes (the source electrode) and not electrically connected to the gate wiring, as recited in claims 1 and 56, are unclear as to how a transistor cannot have its source electrically connected to the gate.

Claim Rejections - 35 USC § 101

35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

Claims 1-2, 4-5, 45-47 and 52-71 are rejected under 35 U.S.C. 101 because the disclosed invention is inoperative and therefore lacks utility. Claims 1 and 56 recite a connecting plate connected to the main electrodes (the source electrode) and not electrically connected to the gate wiring. That is, the source electrode is not electrically connected to the gate wiring. One device, which comprises a transistor whose source and gate are not electrically connected is not operative since current cannot flow through the transistor.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1-2, 4-5, 45-47 and 52-71, as best understood, are rejected under 35 U.S.C. 103(a) as being unpatentable over Sugawara et al. (6,342,709) in view of Applicant Admitted Prior Art (AAPA).

Regarding claim 1, Sugawara et al. teach in figure 1 and related text a semiconductor device comprising:

a semiconductor layer which includes a first semiconductor region 2 of a first conductivity type, a base region 4 of a second conductivity type formed above the first semiconductor region and a plurality of second semiconductor regions 5 of the first conductivity type formed on the first semiconductor base region;

at least one gate electrode 14 which is formed between the first semiconductor region and the second semiconductor regions and which is adjacent to the first semiconductor region and the second semiconductor regions, the gate electrode facing the base region via a gate insulating film 9;

a gate wiring Tg which is formed on the semiconductor layer via a first insulating film and which is made of metal, the gate wiring being electrically connected to the gate electrode;

a plurality of main electrodes 11, Ts which are electrically connected to the plurality of second semiconductor regions, wherein the gate wiring is arranged between the main electrodes and the gate wiring is separated from the main electrodes by a second insulating film; and

the highest portion of an uppermost surface of the gate wiring Tg is not higher than the upper surfaces of the main electrode Ts.

Although figure 1 of Sugawara et al. depicts the highest portion of an uppermost surface of the gate wiring Tg is not higher than the upper surfaces of the main electrode Ts, Sugawara et al. do not explicitly state that the gate wiring Tg and the main electrode Ts are formed as depicted. Sugawara et al. also do not explicitly state that the gate wirings depicted in figure 1 comprise metal.

It would have been obvious to a person of ordinary skill in the art at the time the invention was made to form the highest portion of an uppermost surface of the gate wiring Tg not higher than the upper surfaces of the main electrode Ts, wherein the wirings comprise metal, in Sugawara et al.'s device, in order to form the device as taught by Sugawara et al. without deviating from the structure depicted in figure 1, and in order to form a structure by using wirings comprise conventional metal material, as is well known in the art, of which official notice is taken, respectively.

Sugawara et al. do not teach a connecting plate which is connected onto upper surfaces of the main electrodes, wherein the main electrodes are in contact with a contact region

of the connecting plate, wherein the connecting plate is connected to a lead frame and the gate wiring is not electrically connected to the connecting plate.

AAPA teaches in figure 21 and related text (page 3, lines 9-10) a connecting plate 2109 which is connected onto upper surfaces of the main electrodes, wherein the main electrodes are in contact with a contact region of the connecting plate, wherein the connecting plate is connected to a lead frame 2003 (see figure 20) and the gate wiring is not electrically connected to the connecting plate.

AAPA also teaches that the connecting plate replaces the wiring connecting the main electrodes of the device and the lead frame.

It would have been obvious to a person of ordinary skill in the art at the time the invention was made to form a connecting plate which is connected onto upper surfaces of the main electrodes, wherein the main electrodes are in contact with a contact region of the connecting plate, wherein the connecting plate is connected to a lead frame and the gate wiring is not electrically connected to the connecting plate in Sugawara et al.'s device, in order to operate the device in its intended use (by providing lead frame and external connections) and to reduce the contact resistance of the device by using a connecting plate between the electrodes and the lead frame, respectively.

The combination is motivated by the teachings of AAPA which points out the advantages of using a connecting plate instead of external wiring.

Note that in prior art's device, the highest portion of an uppermost surface of the gate wiring is not higher than the upper surfaces of the main electrodes is in an area under the contact region of the connecting plate.

Regarding claim 56, Sugawara et al. teach in figure 1 and related text a semiconductor device comprising:

- a first semiconductor region 2 of a first conductive type;
- a second semiconductor region 4 of a second conductive type, the second semiconductor region being formed above the first semiconductor region;
- a third semiconductor region 5 of the first conductive type, the third semiconductor region being formed above the second semiconductor region;
- at least one gate electrode 14 which is formed between the first semiconductor region and the third semiconductor region and which is adjacent to the first semiconductor region and the third semiconductor region, the gate electrode facing the second semiconductor region via a gate insulating film 9;
- a first main electrode 11 which is divided into a plurality of first main electrode units, the first main electrode units being electrically connected to the second semiconductor region and the third semiconductor region;
- a metal gate wiring Tg which is electrically connected to the gate electrode and which is arranged between the first main electrode units, wherein the metal gate wiring is separate from the first main electrode by a first insulating film;

Although figure 1 of Sugawara et al. depicts the highest portion of an uppermost surface of the gate wiring Tg is not higher than the upper surfaces of the main electrode Ts, Sugawara et al. do not explicitly state that the gate wiring Tg and the main electrode

Ts are formed as depicted. Sugawara et al. also do not explicitly state that the gate wirings depicted in figure 1 comprise metal.

It would have been obvious to a person of ordinary skill in the art at the time the invention was made to form the highest portion of an uppermost surface of the gate wiring Tg not higher than the upper surfaces of the main electrode Ts, wherein the wirings comprise metal, in Sugawara et al.'s device, in order to form the device as taught by Sugawara et al. without deviating from the structure depicted in figure 1, and in order to form a structure by using wirings comprise conventional metal material, as is well known in the art, of which official notice is taken, respectively.

Sugawara et al. do not teach a lead frame and a connecting plate which is connected to the first main electrode units and the lead frame by ultrasonic bonding so as to electrically connect the first main electrode units to the lead frame, the connecting plate being in the form of a plate, wherein the first main electrode units are connected to the connecting plate by the ultrasonic bonding such that the connecting plate covers at least a portion of the first main electrode units between which the metal gate wiring is arranged, and wherein the metal gate wiring is not electrically connected to the connecting plate which is over the metal gate wiring.

AAPA teaches in figure 21 and related text (page 3, lines 9-10) a lead frame 2003 (see figure 20), and a connecting plate 2109 which is connected to the first main electrode units and the lead frame by ultrasonic bonding so as to electrically connect the first main electrode units to the lead frame, the connecting plate being in the form of a plate,

wherein the first main electrode units are connected to the connecting plate by the ultrasonic bonding such that the connecting plate covers at least a portion of the first main electrode units between which the metal gate wiring is arranged, and wherein the metal gate wiring does not electrically connect to the connecting plate which is over the metal gate wiring.

AAPA also teaches that the connecting plate replaces the wiring connecting the main electrodes of the device and the lead frame.

It would have been obvious to a person of ordinary skill in the art at the time the invention was made to use a lead frame and a connecting plate which is connected to the first main electrode units and the lead frame so as to electrically connect the first main electrode units to the lead frame, the connecting plate being in the form of a plate, wherein the first main electrode units are connected to the connecting plate such that the connecting plate covers at least a portion of the first main electrode units between which the metal gate wiring is arranged, and wherein the metal gate wiring does not electrically connect to the connecting plate which is over the metal gate wiring in Sugawara et al.'s device, in order to operate the device in its intended use (by providing lead frame and external connections) and to reduce the contact resistance of the device by using a connecting plate between the electrodes and the lead frame, respectively.

The combination is motivated by the teachings of AAPA which points out the advantages of using a connecting plate instead of external wiring.

Regarding the process limitations (“the first connecting plate is connected to the first main electrode and the second main electrode by ultrasonic bonding” and “the first main electrode units are connected to the connecting plate by the ultrasonic bonding”) these would not carry patentable weight in this claim drawn to a structure, because distinct structure is not necessarily produced.

Note that a “product by process” claim is directed to the product per se, no matter how actually made, *In re Hirao*, 190 USPQ 15 at 17 (footnote 3). See also *In re Brown*, 173 USPQ 685; *In re Luck*, 177 USPQ 523; *In re Fessmann*, 180 USPQ 324; *In re Avery*, 186 USPQ 161; *In re Wertheim*, 191 USPQ 90 (209 USPQ 554 does not deal with this issue); and *In re Marosi et al.*, 218 USPQ 289, all of which make it clear that it is the patentability of the final product per se which must be determined in a “product by process” claim, and not the patentability of the process, and that an old or obvious product produced by a new method is not patentable as a product, whether claimed in “product by process” claims or not. Note that the applicant has the burden of proof in such cases, as the above case law makes clear.

Regarding claims 2 and 5, Sugawara et al. teach the uppermost surfaces of the plurality of the main electrodes are a metal, wherein the plurality of main electrodes are formed apart from the gate wiring with a gap there between.

Regarding claims 4, 46, 54 and 59, prior art’s device comprises a second insulating film (see AAPA) is formed on the gate wiring so as to insulate the gate wiring from the

connecting plate, and the second main electrode is electrically connected to the main electrode via an opening formed in a fourth insulating film which is formed on the first main electrode.

Regarding claims 45, 47 and 55, the claimed limitations of main electrodes comprise a first main electrode layer and a second main electrode layer which is formed on the first main electrode layer, wherein the second main electrode is thicker than the first main electrode layer, these features are inherent in prior art's device, because the first main electrode layer is not necessarily distinguishable from the second main electrode layer. Thus, the main electrodes of prior art's device can be arbitrarily divided into a first main electrode layer and a second main electrode layer which is formed on the first main electrode layer, wherein the second main electrode is thicker than the first main electrode layer, as claimed.

Regarding claims 52-53, 55 and 57-58, prior art's device comprises the upper surfaces of the main electrodes are higher than the highest portion of an uppermost surface of the gate wiring, wherein the connecting plate is directly connected onto the upper surfaces of the main electrodes (AAPA further teaches in figure 20 and related text a wiring 2004 is directly connected between the main electrodes of the device 2002 and the lead frame 2003), wherein the highest portion of an uppermost surface of the metal gate wiring is lower than a bottom surface of a portion of the connecting plate which is over the metal gate wiring.

Regarding claims 60-62, prior art's device comprises a fourth semiconductor region of the second conductive type, the fourth semiconductor region being formed on a side of the first semiconductor region which is opposite to the second semiconductor region, and a second main electrode which is formed on a side of the first semiconductor region which is opposite to the second semiconductor region, the second main electrode being electrically connected to the first semiconductor region.

Regarding claims 63-64, 66 and 68-69, Sugawara et al. teach the gate electrode is formed in a trench with the gate insulating film, wherein the trench passes through the second semiconductor region so as to reach the first semiconductor region, wherein the connecting plate is made of aluminum, wherein a gap is formed between the first main electrode units and the metal gate wiring, and wherein the semiconductor device is a vertical MOSFET and an IGBT.

Regarding claims 65 and 67, prior art's device comprises a connecting plate covers a major part of the first main electrode units, wherein the connecting plate is directly connected to the first main electrode units and the lead frame.

Regarding claims 70 and 71, prior art's device comprises a plurality of gate electrodes are provided and the main electrodes are formed above the plurality of gate electrodes with a gap therebetween, and the gate wiring is arranged in the gap so that the gate

wiring is not in contact with the connecting plate and the gate wiring is located between the plurality of gate electrodes, and

the second semiconductor regions are formed on a first side of the plurality of gate electrodes and the second semiconductor regions are not formed on a second side of the plurality of gate electrodes, the second side of the plurality of gate electrodes is an inner side in which the gate wiring is located.

Response to Arguments

Applicant argues that Sugawara et al. do not teach that the highest portion of an uppermost surface of the gate wiring T_g is not higher than the upper surfaces of the main electrode T_s , because drawings do not define the precise proportions of elements and are not to scale. Applicant further argues that Sugawara et al. also do not teach that the gate wirings depicted in figure 1 comprise metal.

Although figure 1 of Sugawara et al. depicts the highest portion of an uppermost surface of the gate wiring T_g is not higher than the upper surfaces of the main electrode T_s , Sugawara et al. do not explicitly state that the gate wiring T_g and the main electrode T_s are formed as depicted. However, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to form the highest portion of an uppermost surface of the gate wiring T_g not higher than the upper surfaces of the main electrode T_s , wherein the wirings comprise metal, in Sugawara et al.'s device, in order to form the device as taught by Sugawara et al. without deviating from the

structure depicted in figure 1, and in order to form a structure by using wirings comprise conventional metal material, as is well known in the art, of which official notice is taken, respectively.

Note further that an artisan would not form a structure which is different from the one depicted in figure 1 (i.e. the highest portion of an uppermost surface of the gate wiring Tg is higher than the upper surfaces of the main electrode Ts).

Applicant argues that since "the circles Tg representing the gate terminals are not formed on anything, they cannot be said to be "gate wiring which is formed on the semiconductor layer via a first insulating film" as claim 1 recites".

It is unclear to the examiner what is meant by "the circles Tg representing the gate terminals are not formed on anything". Clearly the gate terminals are connected to the gates and formed there above, such that "the gate wiring which is formed on the semiconductor layer via a first insulating film" as recited in claim 1. The gate terminals cannot be formed on "anything".

Applicant argues that "if the lengths of the lines leading to Tg and Ts are to be presumed to be accurate, then the nonexistent width of these lines must also be presumed to be accurate".

It is unclear to the examiner why the lines leading to Tg and Ts have "nonexistent width". Figure 1 clearly depicts a line which symbolizing a wire having a width and a round terminal at its end.

Applicant argues that “as applying the connecting plate to the device of Sugawara would duplicate the existing function of the terminal Ts and would further collapse the line from Ts to electrode 11 and short to the gate terminals Tg, there is no rational underpinning for the suggested modification”.

Applicant claims a device comprising a connecting plate which is connected onto upper surfaces of the main electrodes, wherein the main electrodes are in contact with a contact region of the connecting plate, wherein the connecting plate is connected to the gate wiring. It is unclear why the connecting plate of Sugawara and AAPA’s device would duplicate the existing function of the wirings (terminal Ts) and would further collapse the wirings, whereas the connecting plate of the claimed invention would not duplicate the existing function of the wirings and would not further collapse the wirings.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any

extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ori Nadav whose telephone number is 571-272-1660. The examiner can normally be reached between the hours of 7 AM to 4 PM (Eastern Standard Time) Monday through Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lynne Gurley can be reached on 571-272-4670. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

O.N.
5/30/2008

/ORI NADAV/
PRIMARY EXAMINER
TECHNOLOGY CENTER 2800